LandOffer
Pre-Silicon Verification Engineer
Job details
- Pay
- $122,440 – $172,860 a year
- Work mode
- Hybrid
- Employment
- Full-time
- Level
- Mid level
- Experience
- 4+ years
- Education
- Bachelor's degree
- Posted
- Oct 9, 2026
- Last confirmed open
- Oct 11, 2026
What you'll need to apply
Fields this application requires
Company-specific questions
- 1) * As of today's date, are you 18 years of age or older?
- 2) * Are you a current or former employee of Ernst & Young?
- 3) * Are you an immediate family member (parent, child, sibling, spouse/partner) of a partner at Ernst & Young who is based out of the San Jose, California office?
- 4) * To the best of your knowledge and belief, are you aware of a contract or agreement with your current employer (or other company), such as a non-competition, non-disclosure, or non-solicitation agreement, that impact or interfere with your ability to work for the Company or communicate with former colleagues about working at the Company
- 5) * Do you own, control, or have an economic interest in any intellectual property rights (patents, trademarks, or copyrights)?
- 6) * If hired, do you intend to (select all that apply):
- 7) * Are you a current employee of the US Department of Defense (DOD) or were you an employee of the US Department of Defense (DOD) on or after January 28, 2008?
- 8) * Are you a current Federal, State or Local Government employee; including military (other than the DOD) or have you at any time in the past 5 years been an employee of one of these entities?
- 11) * Do you now, or in the future, require Intel to sponsor you for a visa to work in the United States? NOTE: Individuals with work authorization issued pursuant to their student visa ( e.g., F-1, J-1, M-1 ) or currently on work visas specific to their current employer ( e.g., H-1B, O-1, TN, H-1B1, E-3 ), should answer “Yes” because Intel must file a visa petition on your behalf now or in the future. Intel immigration sponsorship refers to Intel filing employment-based visa and permanent resident applications on behalf of the employee in order for the individual to have the legal right to work in the U.S. Individuals with work authorization not dependent on Intel sponsorship should respond “No”, e.g., Family based immigration, DACA, TPS, PIP, & Asylum Applicant.
About this role
Job Details
Job Description:
About Intel's Central Engineering Group
Intel's Central Engineering Group (CEG) focuses on enhancing engineering execution and expanding market opportunities through internal product development and external ASIC design services. Guided by a data-driven approach, CEG drives scalable, impactful solutions across Intel's engineering processes while maintaining a commitment to delivering high-quality results.
Join a team dedicated to revolutionizing engineering methodologies and supporting Intel's industry leadership.
Position Overview
As an IP Design Verification Engineer, you will play a crucial role in ensuring the functional accuracy and reliability of clock generator IPs, such as PLL and FLL, within Intel's innovative product development lifecycle. You will actively develop verification environments, implement tests, and debug pre-silicon issues to meet rigorous specification requirements.
Your contributions will directly impact the seamless integration of IPs into Intel's cutting-edge designs and ensure the highest standards of quality and performance.
Key Responsibilities
- Develop test benches, verification environments, and tests using System Verilog and UVM to ensure comprehensive IP validation
- Perform functional verification for clock generator IPs such as PLL and FLL, ensuring conformance to microarchitecture specifications
- Maintain and refine verification infrastructure and methodologies for multiple IP generations
- Debug and root-cause pre-silicon issues within the verification environment
- Document test plans and participate in technical reviews with design teams
- Collaborate cross-functionally with architects, RTL developers, and analog design teams to enhance verification of architectural and microarchitectural features
- Lead Mixed Signal Validation activities, including AMS simulations, schematic debugging, and resolving cross-functional issues
- Contribute to the definition and refinement of architectural and microarchitectural features for IP design
What We're Looking For
To be successful in this role, you should demonstrate the following professional traits:
- A collaborative mindset with the ability to work effectively across cross-functional teams including architects, RTL developers, and analog design teams
- Strong attention to detail when documenting test plans, debugging pre-silicon issues, and ensuring conformance to specification requirements
- A proactive approach to problem-solving, with the ability to root-cause complex technical issues and drive them to resolution
Qualifications:
Minimum Qualifications
Bachelor's Degree in Electrical or Computer Engineering or a related field, with 4+ years of relevant experience; OR
Master's Degree in Electrical or Computer Engineering or a related field, with 3+ years of relevant experience; OR
PhD in Electrical or Computer Engineering or a related field, with 1+ years of relevant experience
2+ years of experience in/with:
- Design verification and validation methodologies, including UVM, System Verilog, and industry-standard EDA tools
- Scripting languages such as Python and Perl
Preferred Qualifications
- Expertise in System Verilog UVM coding and debugging
- Familiarity with PLL/FLL or SOC clocking and related RTL development
Join Intel's Central Engineering Group today, where your skills will drive innovation, quality, and engineering excellence while advancing Intel's industry-leading technology solutions.
Job Type
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Oregon, Hillsboro
Additional Locations:
US, Arizona, Phoenix, US, California, Folsom, US, California, Santa Clara, US, Massachusetts, Beaver Brook, US, Texas, Austin
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .
Annual Salary Range for jobs which could be performed in the US: $122,440.00-172,860.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment.
If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.