Back to jobs

ASIC Engineer, Design

Meta · Sunnyvale, CA · Austin, TX

Spotted 91d ago

Job details

Level
Senior
Experience
6+ years
Education
Bachelor's degree
Posted
Jul 28, 2026
Last confirmed open
Oct 28, 2026

What you'll need to apply

What this employer's standard application typically asks

NameEmailPhoneResumeLocationWork authorization answerVisa sponsorship answerHow you heard about them
Job description

About this role

Meta is seeking highly skilled Design Engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning, graphics, display, and network acceleration.

You will collaborate with world-class researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.

Responsibilities

  • Develop micro-architecture, RTL coding, and design verification for complex IPs.
  • Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration.
  • Assist performance/power analysis of the design and help meet power and performance targets.
  • Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test.
  • Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads.

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume
  • Experience in digital design Microarchitecture, RTL coding, SoC integration and micro-architecture development
  • Demonstrated communication and collaboration skills Master’s or PhD degree in Electrical Engineering, Computer Science or related areas
  • Experience in CPU, NOC, Memory, Die-to-die and Peripheral Subsystems
  • Experience with Synthesis, Timing Closure and Formal Verification Methodology
  • Experienced in managing SOC-level boot flow, Silicon Debug architectures and PLL/sequencing clocks and resets within SOC architectures
Interested in this role?Continue on Meta's careers page.
Apply on Meta