Senior STA Timing Engineer
Spotted 6d agoFull time
Job description
About this role
Employer-provided description, formatted for easier reading.
Join us as a Senior STA Timing Engineer, where you will develop and validate timing constraints for advanced chip designs. Take ownership of timing analysis at block, sub-chip, and full-chip levels, collaborating with cross-functional teams. Ideal for experienced engineers with expertise in SDC, STA, and scripting languages.
Interested in this role?Continue on Cisco's careers page.
Apply on Cisco