ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)

We are recruiting a Signal and Power Integrity Engineer to design and develop ASIC packaging for Cisco platforms. You will define, document, and verify ASIC packaging, focusing on ultra-high-speed signaling and power integrity. Ideal candidates have experience in high-speed design and signal integrity within advanced IC package environments.