ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)
Spotted 4d agoFull time
Job description
About this role
Employer-provided description, formatted for easier reading.
We are recruiting a ASIC Engineering Design Verification Leader to drive the design and verification of advanced optical transceivers and platforms for Cisco's data centre networking solutions. Lead verification documentation, develop testbench components, and collaborate with multidisciplinary teams. Ideal for experienced engineers with strong expertise in SystemVerilog, Python, C, and UVM.
Interested in this role?Continue on Cisco's careers page.
Apply on Cisco