ASIC Design Engineer, STA

Cisco · San Jose, California, United States of America

Spotted 4d agoFull time
Job description

About this role

Employer-provided description, formatted for easier reading.

Become part of our team as an ASIC Design Engineer, STA, focusing on closing timing at block, sub-chip, and full-chip levels. You will conduct quality checks and manage ECO tasks, supporting STA flow development and advising on best practices. Ideal for candidates with relevant experience in ASIC design and timing analysis.

Interested in this role?Continue on Cisco's careers page.
Apply on Cisco