Back to jobs

R&D Engineer Physical Design

Broadcom · USA-CA San Jose Innovation Drive

Spotted 21h agoFull-time

Job details

Employment
Full-time
Level
Senior
Experience
10+ years
Education
Bachelor's degree
Posted
Nov 12, 2026
Last confirmed open
Nov 13, 2026

What you'll need to apply

Fields this application requires

NameEmailPhoneCountryResumeWork authorization answerVisa sponsorship answer

Company-specific questions

  • Have you ever worked as a temporary or contract employee through a 3rd party at Broadcom or any of the Broadcom Inc. companies?
  • Do you have relatives who work for Broadcom or any of the Broadcom Inc. companies?
  • Are you now, or have you been in the last five years, employed by any entity of the federal, state or local government?
Job description

About this role

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description

We are looking for an experienced STA & Timing Closure Engineer to lead static timing analysis and signoff execution for high-complexity, multi-GHz System-on-Chip (SoC) architectures on advanced FinFET and GAA nodes (5nm, 3nm, 2nm).

In this role, you will take end-to-end ownership of full-chip and block-level timing closure across complex multi-voltage, multi-frequency domains, ensuring first-pass silicon success while maximizing Performance, Power, and Area (PPA) metrics.

Key Responsibilities

  • Multi-Mode Multi-Corner (MMMC) STA: Architect, configure, and maintain rigorous STA environments across hundreds of process, voltage, temperature (PVT), and operational modes
  • Develop, audit, constraints for complex clock structures
  • Timing Closure Loop Execution: Collaborate closely with physical design teams to analyze timing bottlenecks; generate precise ECOs—both automated and functional/manual.
  • Foundry Interface & Signoff Verification: Validate timing margins against foundry standard cell, macro, and interface IP characterization data. Run strict signoff audits to guarantee zero critical timing violations prior to tapeout.

Requirements

  • BS Degree in Electrical Engineering and 12+ years related experience or MS in Electrical Engineering and 10+ years related work experience.

Compensation and Benefits

  • The annual base salary range for this position is USD 143,800.00 To USD 230,000.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.
  • All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package

  • Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
  • The company follows all applicable laws for Paid Family Leave and other leaves of absence.
  • Broadcom is proud to be an equal opportunity employer.
  • We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.
  • We will also consider qualified applicants with arrest and conviction records consistent with local law.
  • If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Interested in this role?Continue on Broadcom's careers page.
Apply on Broadcom