Back to jobs

SoC Digital Verification Engineer (m/f/d)

Apple · Munich, Germany

Spotted 1h ago

Job details

Education
Bachelor's degree
Posted
Nov 3, 2026
Last confirmed open
Nov 3, 2026

What you'll need to apply

What this employer's standard application typically asks

NameEmailPhoneLocationResumeWork authorization answer

Company-specific questions

  • Have you previously worked at Apple?
Job description

About this role

Imagine yourself at the center of our SOC/chip DV effort. Where we are collaborating with all fields, playing a meaningful role of getting functional products to millions of customers quickly. As the SoC Verification Engineer, we are responsible for taking part in a SoC verification process of a large scale SoC.

The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices — strengthening our dedication to leave the world better than we found it.

Join us!

As a member of the verification team you will develop verification test plans, tools, test benches, protocol monitors, and high-coverage stimulus vectors.

You will apply sophisticated techniques to achieve verification with the highest quality, efficiency, and time-to-market You are going to work closely with the design team to ensure timely delivery of quality designs You will also work with methods to accelerate verification time You will also be involved in Post Silicon Validation

You should have a BS/MS in Computer Engineering, Electrical Engineering, Computer Science, or equivalent experience. Ability to fluently speak & write in English.

Hands-on experiences in SoC verification. Knowledge of SoC architecture/design and in-depth knowledge of verification flow. Strong understanding and proven experience in the sophisticated verification process, including dynamic, coverage-based and formal methods.

Experience using some of the following

  • Perl, e, Verilog, System Verilog, C, C++, TCL.
  • Familiarity with verification environments e.g.
  • UVM, System Verilog is an advantage.
  • Knowledge in formal, hardware acceleration is a plus.
Interested in this role?Continue on Apple's careers page.
Apply on Apple