Design Verification

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without.

It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

APPLE INC has the following available in Beaverton, Oregon. Collaborating with all disciplines (vertical product model). Ensuring the quality of the SOC or an IP or subsystem.

Reviewing design and architecture specifications and working closely with design & micro-architecture teams. Understanding the functional and performance goals of the design and use this knowledge to test effectively. Developing test plans, tests & coverage plans as well as define Apple’s next generation verification methodology & test benches.

Communicating and collaborating with design, architecture and software to understand the use cases and corner conditions and driving test cases. Running and triaging regressions, tracking bugs, and analyzing coverage to achieve top results. 40 hours/week.

Master’s Degree or foreign equivalent in Computer Engineering, Electrical Engineering or related field.

Experience and/or education must include

• Utilizing System Verilog and UVM framework to write test bench code Creating test plans using constrained random verification (CRV) or directed testing to verify ASICs Utilizing C to write microprocessor tests for ASIC/Embedded tests.
• Reviewing design and architecture specifications and working closely with design and micro-architecture teams to understand functional and performance goals Developing test coverage plan, collecting test bench coverage, and resolving coverage gaps in ASIC test suite Implementing IP block test environments and test cases for ASICs Utilizing Xcelium, Questa, or VCS to analyze simulation failures Programming scripts in Python or Perl to automate test bench analysis N/A